Abstract
Software Model for the SONIC Architecture
The SONIC architecture supports the software plug-in methodology. This allows SONIC to be used by a wide variety of applications, with minimal impact on the applications. Software plug-in interfaces have been successfully used before to accelerate applications [1] . Figure 1 shows the SONIC architecture's software model. The software plug-in contains an hardware description file, encapsulating the hardware description of the plug-in. It typically contains the configuration data for an FPGA, although a more complicated plug-in could also contain (or point to) configuration data for multiple FPGAs, programs for DSPs etc. It may also contain information about the routing of data between multiple devices. The SONIC API includes functions which handle PIPE resource allocation and scheduling in a transparent way. For example 'PIPE caching' implements the concept of virtual hardware, whilst minimising the overhead required for reconfiguration. The API also enables a plugin to automatically use the software implementation should there be no free PIPE resources available.
Architecture of the SONIC Platform
The SONIC architecture consists of a number of Plug-In Processing Elements (PIPEs) connected to the Local Bus Controller (LBC), as shown in Figure 2 . Figure 2 -The SONIC architecture The PIPEs communicate using SONIC's bus architecture which consists of a shared global bus combined with a flexible pipeline bus. This allows the SONIC architecture to implement a number of different computational schemes. The PIPE bus is a synchronous, global bus, the main purpose of which is the transferral of images to and from the memory on the PIPEs. The PIPEFlow buses are designed to allow the PIPEs to operate in a pipelined fashion, processing data using a pre-defined 'raster-scan' protocol.
The PIPE (Plug-in Processing Element)
The PIPEs are the most important part of the SONIC platform architecture. They are the elements which perform the processing. Each PIPEs consists of the three conceptual parts shown in Figure 3 : the PIPE Router (PR), PIPE Engine (PE), and PIPE Memory (PM). The architecture of the PIPEs means that computation, handled by the PE, is separated from the movement and formatting of the image data, which are handled by the PR. The PE is controlled by the plug-in, and the PR by the API. It is the PR, and the way that it is used, which makes SONIC unique. Figure 3 -Architecture of the PIPE
The PIPE Router (PR) The PR provides a flexible, scalable solution to routing and data formatting by the SONIC architecture. The PR is responsible for three tasks: access of the PM using the PIPE Bus, generation the PIPEFlow In data for the PE, and handling the PIPEFlow Out data from the PE.
The PR is much more than a simple router and memory handler. The SONIC architecture uses the PR to present the image data to the PE in the format in which the plug-in hardware expects it. There are three elements to this:
Data Location -The PR must route the data from the correct place. Not only can the PR route the data from one of the PIPEFlow buses, but PIPEFlow data could also be routed to and from the PM. This means that precisely the same plug-in can be used either as a single entity, with its data coming from the PM, or as part of a larger chain of processing with the data coming from the previous PIPE.
Data Format -The PR is responsible for ensuring that the data are in the correct format for the plug-in in the PE. For example, if the plug-in in the PE is designed to operate with Hue, Saturation and Volume (HSV) components and is connected in a pipelined fashion to the previous PIPE which generates RGB components, the PR must perform the HSV to RGB conversion. The PR could also support conversions from formats such as 4:2:2 or 4:1:1 sampled YCrCb, or even the conversion of interlaced frames to non-interlaced frames.
Data Access -The PR is capable of supplying the data to the PE in a variety of ways, such as horizontal/vertical raster scan, or a 'block stripped' fashion.
The PIPE Engine (PE)
The PE processes the image. This is the only part of the PIPE directly configured by the plug-in. The plug-in hardware description contains the configuration data for the PE. Although the PE typically gets the data via the PIPEFlow bus, the PE also has direct access to the PM. This allows the plug-in hardware designer to have complete control over how the PM is accessed, if required.
The PIPE Memory (PM)
Each PIPE contains memory (PM), which can be used for image storage and manipulation. If the plug-in hardware designer does not use the PM, the SONIC architecture allows the PR to use the PM for image storage, handled by the API.
Our Implementation -SONIC-1
Our implementation SONIC-1 is shown in Figure 4 . The PIPEs are implemented using an Altera 10K20 for the PR, and an Altera 10K70 for the PE. The PM consists of 4MBs of SRAM. 
Results
We have implemented a 19 tap separable 2-D FIR filter for Adobe ® Premiere ® . With Premiere ® running on a 300MHz Pentium II machine using a sequence of 50 576x461 frames, we obtain the results in Table 1 .
The time taken to process the sequence can be split into two parts: Processing Time -the time actually spent in the plug-in (PT), and Framework Time -the time which Adobe requires to prepare each frame (FT), since the frames are stored in a compressed format. Although the processing speed has been improved by an impressive amount, the overall improvement is a modest 5.5 times, due to the time taken by the framework for each frame. 
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Conclusions
The use of software plug-ins allows third-party developers to extend applications. Because the SONIC architecture is designed to support such software plug-in methodologies, SONIC can be easily used to accelerate these applications. We have demonstrated this by using SONIC to accelerate Adobe ® Premiere ® .
In the future we plan to improve the API, write more plug-ins and expand our hardware library.
